RISC-V SoC 환경에서 RoCC를 이용한 캐시 부채널 공격

Cache Side-Channel Attacks Exploiting RoCC Interface on RISC-V SoC Platform

황예원이서태원 구건재

고려대학교 컴퓨터학과



Computer System Architecture Lab

Outline

- Introduction
- Background
- Motivation
- Attack Scenario
- Evaluation
- Conclusion



RISC-V Architecture

- RISC-type open-source ISA
- RISC-V ISA can be extended by including modular instruction sets
- Gaining popularity: attracting interest from industry and academia







RISC-V Architecture

Open Source: RISC-V provides access to its design specifications, allowing full customization

- Flexibility: The simple, modular instruction set allows users to add custom instructions, optimizing the processor for specific domains
- Simplicity:

RISC-V can simplify chip design flows, reduce complexity, and optimize hardware-software interactions.



RISC-V Architecture



interactions.



Hardware Trojan

- Malicious modifications of the circuitry in an integrated circuit
- A trigger determines when the hardware Trojan activates
- A payload determines what happens when the hardware Trojan is triggered





Hardware Trojan

- Malicious modifications of the circuitry in an integrated circuit
- A trigger determines when the hardware Trojan activates
 - Unverified or untrusted third-party IPs may include hardware Trojans.
 - → Can leak sensitive information or cause malfunctions





•

ed

Cache Side-Channel Attack

- Methods that infer program activities by examining cache access patterns
- Exploits the difference between hit and miss access times in the cache
- Can leak information by exploiting hardware vulnerabilities

 \rightarrow Impossible to fully prevent with software-only solutions





Cache Side-Channel Attack

- Methods that infer program activities by examining cache access patterns
- Exploits the difference between hit and miss access times in the cache
- Can leak information by exploiting hardware vulnerabilities

→ Impossible to fully prevent with software-only solutions





1. Initialization

Flush cache line using clflush instruction

2. Waiting

Wait until victim execute

3. Recovering

Retrieve information by measuring time









Flush cache line using clflush instruction

2. Waiting

Wait until victim execute

3. Recovering

Retrieve information by measuring time





1. Initialization

Flush cache line using clflush instruction

2. Waiting

Wait until victim execute

3. Recovering

Retrieve information by measuring time





RISC-V SoC Platform

- RISC-V SoCs can include accelerators
- Accelerators can directly access L2 cache via RoCC interface





RoCC Interface

- Rocket Custom Coprocessor (RoCC) interface is the decoupled interface between RISC-V core and co-processors.
- Controls the accelerator using custom opcodes





RoCC Interface

- RoCC commands are easily customized.
- An attacker can easily take control of the accelerator by using the opcodes assigned to RoCC interface

```
1 #define ROCC_INSTRUCTION_0_R_R (opcode, rs1, rs2, func7){
2 asm volatile(
3 ".insn r " STR(CAT(CUSTOM_, opcode)) ", "
4 STR(0x3) ", " STR(func7) ", x0, %0, %1"
5 :
6 : "r"(rs1), "r"(rs2));
7 }
```



Basic Command Processing on RISC-V SoC





Cache Side-Channel Attacks on RISC-V SoC



KOREA UNIVERSITY

Configuration

Chipyard infrastructure

Core	RISC-V Rocket core (In-order core architecture)
RISC-V ISA	RV64GC
L1 cache	16KB (4-way, 64B cache line)
L2 cache	512KB (8-way, 64B cache line)
Accelerator	Gemmini with hardware Trojan
Scratchpad capacity	256 KB

Memory Access Timing Measurement





Attack Result





Attack Result

```
This emulator compiled with JTAG Remote Bitbang client. To enable, use +jtag r
Listening on port 34893
malicious x is ... M / 0x800152b8
array: 0x80029530 Out: 0x801a9530 eviction: 0x800a9530 secret: 0x4d x : M
'M&v@vY score=16 (second best: 0x%02X score=110)
malicious x is ... a / 0x800152b9
array: 0x80029530 Out: 0x801a9530 eviction: 0x800a9530 secret: 0x61 x : a
'a∲√@~Y score=16 (second best: 0x%02X score=117)
malicious x is ... g / 0x800152ba
array: 0x80029530 Out: 0x801a9530 eviction: 0x800a9530 secret: 0x67 x : g
'g∯√@~Y score=16 (second best: 0x%02X score=175)
malicious x is ... i / 0x800152bb
array: 0x80029530 Out: 0x801a9530 eviction: 0x800a9530 secret: 0x69 x : i
'i∯√@~Y score=16 (second best: 0x%02X score=246)
malicious x is ... c / 0x800152bc
array: 0x80029530 Out: 0x801a9530 eviction: 0x800a9530 secret: 0x63 x : c
'c∲√@~Y score=16 (second best: 0x%02X score=100)
```



Conclusion

Flush+Reload attack on RISC-V SoC Platform

 System-on-chips (SoCs) often use third-party IPs, posing a serious security threats by hardware Trojans.

 Attackers can exploit RoCC interface to perform cache side-channel attacks more efficiently.

• Architectural solutions are required to defend against the RoCC-based attacks



Thank you



Backup

