

# DRAM Per -Row Activation Counting

양성필<sup>§†</sup>, 강태운<sup>§</sup>,           <sup>§</sup>  
<sup>§</sup>고려대학교, <sup>†</sup>SK하이닉스

e - mail : yangs@korea.ac.kr, taewoon\_kang@korea.ac.kr, gunjaekoo@korea.ac.kr

## Performance Analysis of a Per - Row Activation Counting Mechanism in DRAM

Seongpil Yang<sup>§†</sup>, Taewoon Kang<sup>§</sup> and Gunjae Koo<sup>§</sup>  
<sup>§</sup>Korea University, <sup>†</sup>SK Hynix

### Abstract

In this study we evaluate the performance overhead of per - row activation counting (PRAC) mechanism employed in DDR5 DRAM. PRAC is designed to handle the security attacks against DRAM cells by enabling refresh to target and adjacent rows based on access counts since the last activation. However, PRAC requires additional peripheral circuits that increase DRAM timing and refresh counts, thus PRAC may provoke significant performance overhead.

In order to investigate the performance hurdles by PRAC in DRAM, we analyze the performance impacts by adjusting DRAM timing parameters and refresh controls when PRAC is enabled in DRAM. We use the cycle - accurate DRAM simulator to evaluate the performance changes by various PRAC configurations. Our evaluation exhibits the performance overhead by PRAC is 8.5% on average when PRAC configurations are set up based on the JEDEC DDR5 standard.

I.

AI  
DRAM  
DRAM  
가 DRAM  
DRAM  
DRAM  
DRAM  
DRAM  
Row Hammer(RH) DRAM  
row row  
가  
[6].  
DRAM  
(row)  
row row Tar -  
get Row Refresh(TRR), DRAM (parity)  
가 On - Die ECC,  
RH [9,10].  
가

### Refresh Management (RFM)가

가 row RFM , 가 [1].

#### RFM

가 , 가

가 Per - Row Activation Counting (PRAC) DDR5 [1].

PRAC row row 가 .

#### PRAC

DRAM 가 [5].

## II.

### 2.1 PRAC

PRAC DRAM row row 가 . PRAC DRAM

row Activate(ACT), Refresh(REF), Refresh management(RFM), Multi Purpose Command(MPC - Manual ECS)가 가 가 ,

DRAM ALERT\_n RFM

row row [1,4]. , 가

#### RH

PRAC Adaptive Threshold

[1].

### 2.2 PRAC

PRAC row RH , 가 row

row tRP, tRC, tRFM DRAM

[1]. , 가 RH

row

PRAC

RFM , 가 Denial - of - Service(DoS)

PRAC row

2.3 PRAC가 PRAC DRAM

tRP, tRC, tRFM PRAC

가 , DRAM

(tREFI) PRAC

tREFI가 가 ,

가 tREFI가

row가 , RH

가 가 PRAC

RH (NRH) PRAC가

NRH

PRAC

### 3.1 Simulator PRAC

Ramulator 2.0 PRAC DRAM

[5]. Ramulator 2.0 (yaml) 1


2가 DRAM , PRAC

PRAC Per - Bank row

. ACT row ALERT\_n

PRE\_RECOVERY

RFM RECOVERY  
 . RECOVERY NORMAL .  
 abo\_threshold, abo\_delay\_acts, abo\_recovery\_refs,  
 abo\_act\_ns 가 ,  
 N<sub>RH</sub> .



1. Ramulator2.0 PRAC

3.2 가

DRAM PRAC  
 가 DRAM  
 Ramulator 2.0 [5].  
 1  
 4.8GHz 가 ,  
 4 - wide issue 128  
 4 1 . Last - Level Cache  
 64B cache line 가 8MB .  
 /  
 64 , FR - FCFS  
 RoBaRaCoCh  
 DDR5 - 3200 , 1  
 2  
 1.

|                    |  |
|--------------------|--|
| Processor          | 4.8GHz, 4 Cores/1 Core, 4 - wide issue, 128 - entry instr.                                   |
| Last - Level Cache | 64 - byte cache line, 8MB  |
| Memory Controller  | 64 - entry read/write request queues; Scheduling policy: FRFCFS; Address mapping: RoBaRaCoCh |
| Main Memory (DRAM) | DDR5 - 3200, 1 channel, 2 ranks  |

SPEC CPU2006/2017  
 (H) 15 , (L)  
 26  
 HHHH, HHHL, HHLL, HLLL, LLLL  
 5 ,

[7].

3.3 가

가 Weighted Speedup(WS)

N<sub>RH</sub> 1024 20  
 PRAC

JEDEC  
 , - 10%, 20%, 30% 가 .

PRAC  
 가 .  
 WS Ramulator 2.0

IPC WS PRAC  
 off


$$WS = \sum_{i=0}^3 \frac{IPC_i^{multi}}{IPC_i^{single}} \quad \text{Normalized WS} = \frac{WS_{prac\ on}}{WS_{prac\ off}}$$

, DDR5 LPDDR5 DRAM  
 tREFI , tREFI  
 [1,2].

3.4

1) PRAC on/off

PRAC PRAC on/off  
 , PRAC on  
 , 2 , PRAC on  
 N<sub>RH</sub> 1024 256 가  
 6.2% 6.6%  
 N<sub>RH</sub> 128 8.5%  
 가 . N<sub>RH</sub> 128  
 , N<sub>RH</sub> 20  
 33.4%  
 N<sub>RH</sub> PRAC 가 가  
 가




2. PRAC on/off

, JEDEC DDR5

가 30%


,  $N_{RH}$  128 가 PRAC x8 , LPDDR6 PRAC 가 [2,3]. 6가 tREFI (x1/8, x1/4, x1/2, x1, x4, x8) tREFI PRAC off 4 ,  $N_{RH}$  256 PRAC on/off  $N_{RH}$  , tREFI , x1/2 6.7% 가 x1/4 x1/8 7.7%, 10.9% 가 T1 timing(FT), T1 , T2 Full , T2 Ideal FT T1  $N_{RH}$  128 T1 ,  $N_{RH}$  128 T2 RECOVERY RFM 가 가 T2 , Ideal ,  $N_{RH}$  128 가 PRAC RFM 가

2) PRAC row RFM row row 가 , 가 가 (T1) 가 (tRP, tRC) , (T2) row row tRFM1, tRFMsb , T1 T2 Full , T1 T2 Ideal tRFC가 가 , PRAC on tRP tRC 가 PRAC on/off  $N_{RH}$  , tREFI , x1/2 6.7% 가 x1/4 x1/8 7.7%, 10.9% 가 T1 , tREFI가 tRFC가 가 , PRAC on tRP tRC 가




4. tREFI

5 , 5 , tREFI x1/4 x1/8 , tREFI , tREFI



3.

3) tREFI DDR5 JEDEC 32ms 8192 row tREFI x1(3.9us) , 가 85 'C , tREFI x1/2(1.95us) [1]. LPDDR5 tREFI x1/8



5. tREFI

PRAC  $N_{RH}$  , tREFI 가 ,  $N_{RH}$  128 PRAC 가 8.5% ,  $N_{RH}$ 가 -

## Acknowledgement

2025 ( )

(NRF - 2021R1C1C1012172)

- [1] JEDEC, DDR5 SDRAM, JESD79 - 5C.01\_v1.31
- [2] JEDEC, LPDDR5 SDRAM, JESD209 - 5A
- [3] Murdock, Brett. LPDDR6: A Deep Dive Into the JEDEC Press Release. JEDEC Mobile / Client / AI Computing Forum, May 2024. JEDEC
- [4] Bennett, Tanj, et al. "Panopticon: A complete in-dram rowhammer mitigation." Workshop on DRAM Security (DRAMSec). Vol. 22. 2021.
- [5] Luo, Haocong, et al. "Ramulator 2.0: A modern, modular, and extensible dram simulator." IEEE Computer Architecture Letters 23.1 (2023): 112 - 116.
- [6] Kim, Yoongu, et al. "Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors." ACM SIGARCH Computer Architecture News 42.3 (2014): 361 - 372.
- [7] Canpolat, Oğuzhan, et al. "Understanding the security benefits and overheads of emerging industry solutions to dram read disturbance." arXiv preprint arXiv:2406.19094 (2024).
- [8] Binkert, Nathan, et al. "The gem5 simulator." ACM SIGARCH computer architecture news 39.2 (2011): 1 - 7.
- [9] Bains, Kuljit, et al. Target Row Refresh Command for a Semiconductor Memory Device. U.S. Patent Application US20140059287A1, Intel Corporation, 27 Feb. 2014.
- [10] Kang, Uksong, et al. "Co-architecting controllers and DRAM to enhance DRAM process scaling." The memory forum. Vol. 14. 2014.

가 , tRP, tRC가 , RFM N<sub>RH</sub>가 . tREFI . tREFI PRAC , 가 . PRAC , JEDEC 가 . 4.1 DDR5 DRAM RH PRAC , row 가 , PRAC 가 , N<sub>RH</sub> 128 가 , PRAC RH , PRAC 4.2 Ramulator 2.0 PRAC cycle - accurate CPU [8]. 가 가 , PRAC 가 RH DoS PRAC , .