



Appunti universitari

Tesi di laurea

Cartoleria e cancelleria

Stampa file e fotocopie

Print on demand

Rilegature

NUMERO: 2275A

ANNO: 2017

A P P U N T I

STUDENTE: Preatto Stefania

MATERIA: Integrated - Systems Architecture - Prof. Masera

Il presente lavoro nasce dall'impegno dell'autore ed è distribuito in accordo con il Centro Appunti.

Tutti i diritti sono riservati. È vietata qualsiasi riproduzione, copia totale o parziale, dei contenuti inseriti nel presente volume, ivi inclusa la memorizzazione, rielaborazione, diffusione o distribuzione dei contenuti stessi mediante qualunque supporto magnetico o cartaceo, piattaforma tecnologica o rete telematica, senza previa autorizzazione scritta dell'autore.

**ATTENZIONE: QUESTI APPUNTI SONO FATTI DA STUDENTIE NON SONO STATI VISIONATI DAL DOCENTE.
IL NOME DEL PROFESSORE, SERVE SOLO PER IDENTIFICARE IL CORSO.**

ALGORITHM TO ARCHITECTURE MAPPING

02/10/17

WE WANT TO MOVE FROM ONE DESCRIPTION OF THE PROBLEM AND TO MAP IT INTO AN ARCHITECTURE

THIS CAN BE DONE THROUGH A FORMAL METHOD

LET'S CONSIDER A **DIGITAL FILTER**:



GIVEN AN INPUT STREAM $X[m]$ WE OBTAIN $y[m]$ AS A RESULT OF THE PROCESSING DONE BY THE FILTER.

A POSSIBLE OUTPUT IS: $y[m] = a \cdot x[m] + b \cdot x[m-1] + c \cdot x[m-2]$
 ADDITIONAL SAMPLES OBTAINED IN PREVIOUS TIMES

TO REPRESENT THE FILTER WE USE THE

DATA FLOW GRAPH

IT IS A REPRESENTATION COMPOSED BY

NODES → ASSOCIATED WITH COMPUTATION

ARCS → WHICH REPRESENT DIFFERENT ELEMENTS

A FLOW OF DATA

HOW COMPONENTS ARE ALLOCATED

DATA CONSTRAINTS

EG: THERE ARE 2 OPERATIONS AND THE 2nd OPERATION HAS TO BE DONE AFTER THE 1st ONE (THIS COMES OUT FROM CONSTRAINTS)

DELAY

2 DIFFERENT KINDS

COMBINATIONAL DELAY

eg: OF A COMBINATIONAL CIRCUIT, LIKE AN ADDER

SEQUENTIAL DELAY

EG: A REGISTER THAT STORES A VALUE AND REVISIT

LET'S CONSIDER 2 DIFFERENT METRICS RELATED TO SPEED

LATENCY

IT'S A DELAY INFO. IT REPRESENTS HOW MUCH WE NEED TO WAIT AT THE OUTPUT OF THE CIRCUIT TO RECEIVE A VALID DATA FROM THE INPUT

YOU NEED TO MEASURE THE PATH FROM THE INPUT x TO THE OUTPUT y

IS A POSSIBLE PATH

IN THE CASE OF THE FILTER IT'S:

$$T_m + 2T_a$$

THROUGHPUT

IT'S A NUMBER WHICH SAYS HOW MANY SAMPLES ARE GENERATED PER UNIT TIME AS OUTPUT

YOU CAN GENERATE AN OUTPUT AT EVERY CLOCK CYCLE

FOR THIS SPECIFIC CASE WE HAVE

$$t_r = \frac{1}{T_{ck}}$$


WE CAN EVALUATE THE MAXIMUM T_{ck} OF THE FILTER: THE LONGEST PATH IS THE **CRITICAL PATH**

IT'S THE PATH WITH THE LONGEST DELAY FROM 1 FF TO AN OTHER FF (REGISTER/MEMORY ELEMENT)



DUMMY REGISTERS ARE NECESSARY

LET'S SUPPOSE THAT INPUT ELEMENTS ARE SENT THROUGH REGISTERS AND THE SAME CONCURRENCY AT THE OUTPUT



SO $T_{ck} \geq T_{cp} = T_m + 2T_a$

ASSUMING: $T_a = 1$, $T_m = 2 \Rightarrow T_{cp} = 4$

OUR CIRCUIT IS EXPECTED TO WORK FOR A MAXIMUM FREQUENCY

$$t_r \leq \frac{1}{T_m + 2T_a}$$

IT'S JUST AN APPROXIMATION BECAUSE WE ARE NEGLECTING A FEW ADDITIONAL CONTRIBUTIONS

$T_{ck} \rightarrow$ CLOCK-TO-OUTPUT DELAY FROM THE STARTING FF

T_{su} SET-UP TIME AT THE ENDING FF

ADDITIONAL DELAYS ALONG THE PATH

WE CONSIDER $\left\{ \frac{T_m}{T_a} \right\}$ THAT ARE MORE AFFECTING DELAYS

IN THIS WAY THE FILTER IS WORKING IN A CORRECT WAY

$$y[m] = c \cdot x[m-3] + b \cdot x[m-2] + a \cdot x[m-1]$$

THE COMPUTATION IS THE SAME AS THE ORIGINAL EXCEPT FROM A DELAY OF ONE SAMPLE

SO IT'S A CORRECT MODIFICATION

NOW WHAT IS THE LONGEST PATH?

$$T_{op} = \max \{ T_m, 2T_a \}$$

ASSUMING $T_a = 1, T_m = 2$

$T_{op} = 2$ THAT IS BETTER THAN BEFORE ($T_{op} = 4$)


⇒ IN THIS CASE throughput = $\frac{1}{2}$ (vs $th_{orig} = \frac{1}{4}$)

WE IMPROVED PERFORMANCES

⚠ NB WE DON'T HAVE TO PLACE REGISTERS IN A RANDOM WAY

LET'S INTRODUCE 2 DEFINITIONS:

- CUT-SET** = SUBSET OF ARCS OF THE GRAPH THAT WE CAN ELIMINATE BY SEPARATING THE GRAPH INTO 2 DIFFERENT PARTS THAT ARE SEPARATED BY EACH OTHERS.




BY REMOVING THESE 3 ARCS

THERE ARE NO MORE CONNECTIONS, THEY'RE ISOLATED FROM EACH OTHERS

YOU CUT THE GRAPH INTO 2 PARTS

- FEED FORWARD CUT-SET** = IT'S A CUT-SET WITH AN ADDITIONAL PROPERTY, WHERE EACH CUT HAS THE SAME DIRECTION



ARCS 1-2-3 FORM A CUT-SET BUT IT'S NOT FEED FORWARD CUTSET

BECAUSE CUT 3 IS IN THE OPPOSITE DIRECTION

1-2 COME FROM G1 TO G2
3 COMES FROM G2 TO G1

A GOOD CUT-SET CAN BE --- ⇒ THAT CONCERNS ARCS 1-2-4

EACH ARC HAS THE SAME DIRECTION!
YOU CAN APPLY THESE 2 DEFINITIONS TO THE DFG AND CONSIDER IF IT'S ACCEPTABLE

SO IF IT'S MODIFYING THE DFG IN A CORRECT WAY WITHOUT AFFECTING THE ALGORITHM WHICH IS IMPLEMENTED BY THE FILTER



① 2 VERSIONS OF PIPELINING

COARSE GRAIN → WITH CUT-SET WE IDENTIFY PROPER POSITIONS OF THE PIPE WHERE REGISTERS COULD BE INSERTED

06/10/17

FINE GRAIN → WE INSERT A PIPE REGISTER INSIDE A PROCESSING NODE

WITH A GIVEN NODE IN THE GRAPH WE MAY IMAGINE TO SPLIT ITS ARITHMETIC IN MULTIPLE STEPS, EACH ALLOCATED TO A CLOCK CYCLE




A NODE CAN BE SPLITTED INTO 2 OR MULTIPLES SUB-NODES BY MEANS OF REGS

THIS PROCESS IS USUALLY APPLIED TO MULTIPLICATION (MULTIPLE ADDITIONS ARE DIVIDED INTO 2) CLOCK CYCLES

⚠ IN THIS CASE WE DIVIDE A NODE AND WE DON'T PLACE REGISTERS ALONG ARCS.

FILTERS WITH LOOPS

GIVEN A DIGITAL FILTER THAT HAS A LOOP:



IIR = INFINITE IMPULSE RESPONSE FILTER

$$y[m] = x[m] + a y[m-1]$$

CAN WE APPLY PIPELINE?

NO BECAUSE WE MUST BE ABLE TO FIND A FEED FORWARD CUT-SET FOR ANY DIRECTION YOU CAN IDENTIFY IN THIS CASE


IF YOU TRY TO INSERT A REGISTER IN YOU OBTAIN A TOTALLY DIFFERENT FILTER

NOT ALLOWED!

PIPELINING TECHNIQUE CANNOT BE USED

AN OTHER TECHNIQUE THAT IS POSSIBLE IS RETIMING

EX2: GIVEN A DFG LIKE THIS



EACH NODE HAS A NUMBER THAT STANDS FOR ITS COMBINATIONAL DELAY (D costs 21 unit times)

IN ORDER TO COMPUTE L_b AND $I_b \rightarrow$ LET'S IDENTIFY LOOPS

loop₁: A-B-A $L_{b_1} = \frac{10+3}{1} = 13$

loop₂: A-B-C-A $L_{b_2} = \frac{10+3+6}{1} = 19$

loop₃: B-C-D-B $L_{b_3} = \frac{3+6+21}{3} = \frac{30}{3} = 10$

$$T_{\infty} = \max \{ L_{b_1}, L_{b_2}, L_{b_3} \} = 19$$

YOU CAN SEE THAT THIS AMOUNT IS THE EFFORT WE HAVE IN A SINGLE CYCLE

IF WE ARE ABLE TO DIVIDE THE TOTAL EFFORT IN A UNIFORM WAY \rightarrow THIS CAN BE THE BEST OF MAXIMIZATIONS OF THE CLOCK THROUGHPUT


HINT: TRY TO DISTRIBUTE THE EFFORT IN A UNIFORM WAY BY REARRANGING OUR COMPUTATION

In EX2: $T_{cp} = 6+21 = 27 = T_{cr}$

$$T_{\infty} = 19 \Rightarrow T_{\infty} < T_{cp}$$


IT'S POSSIBLE TO IMPROVE PERFORMANCES TO MAKE THE CRITICAL PATH BECOMING EQUAL TO THE ITERATION BOUND

in ex3: IN THE INNER LOOP
 NOTE THAT IF YOU MOVE D AFTER THE MULTIPLIER
 YOU CREATE AN OTHER CRITICAL PATH
 SO AN OTHER POSSIBILITY CONSISTS IN CONSIDERING THE REGISTER D



RETIMING ON $(+)$ NODE HAS TO BE DONE IN THIS WAY
 BY DOING THIS OPERATION YOU DON'T AFFECT THE BEHAVIOUR OF THE FILTER

IN THIS WAY WE OBTAIN THE RETIMED DFG OF ex3



$$T_{op} = T_{ra} + T_a = 2 = T_{mb} = T_{oo}$$


$$t_h = \frac{1}{T_{oc}} = \frac{1}{2}$$

IT'S THE BEST WE CAN DO WITH THIS PROCESS

GENERAL DEFINITION OF RETIMING:

FOR NODE $v \in DFG$ RETIMING $r(v)$ IS DEFINED AS THE NUMBER OF REGISTERS WE MOVE FROM INPUTS OF v TO ITS OUTPUTS.

ex4.



$r(v) = 1$ MEANS THAT WE WANT TO ELIMINATE ONE REGISTER AT THE INCOMING ARC AND ADD IT AT EACH OUTCOMING ARC

NOTE THAT ALL THE EDGES HAVE TO BE CONSIDERED

IF $r(v) < 0$ REGS ARE MOVED FROM OUTPUTS TO INPUTS

By REPLACING EACH VALUE OF $w(e_{ij})$ IN $wz(e_{ij})$:

$$\begin{cases} 1 + \pi(2) - \pi(1) \geq 0 \\ 1 + \pi(1) - \pi(3) \geq 1 \\ 2 + \pi(1) - \pi(4) \geq 1 \\ \pi(3) - \pi(2) \geq 1 \\ \pi(4) - \pi(2) \geq 1 \end{cases}$$


By SOLVING THIS SYSTEM OF EQUATIONS

WE CAN IMPROVE THE THROUGHPUT

ONE POSSIBLE TRICK DERIVES BY THE FACT THAT EACH EQUATION COMES FROM THE DEFINITION OF 'RETIMING'

SO YOU CAN ADD ANY VALUE WITHOUT MODIFYING ANY RESULT!

example



assume you have

$$\begin{aligned} \pi(A) &+ 2 \\ \pi(B) &+ 2 \\ \pi(C) &+ 2 \end{aligned}$$

NOTHING CHANGES! YOU CAN ADD A CONSTANT TO EACH VALUE
NO MODIFICATION AT ALL!


for example: $\pi(A) = 2 \rightarrow$
 $\pi(B) = 2 \rightarrow$
 $\pi(C) = 2 \rightarrow$

ALL THIS SHOWS THAT ALL π ARE DEFINED IN A REDUNDANT WAY SO IT'S POSSIBLE TO ADD CONSTANTS!

IN OUR CASE WE CAN APPLY $\Rightarrow \pi(1) = 0$ BECAUSE IT APPEARS MOST OF TIMES

$$\begin{cases} \pi(2) + 1 \geq 0 \\ 1 - \pi(3) \geq 1 \\ 2 - \pi(4) \geq 1 \\ \pi(3) - \pi(2) \geq 1 \\ \pi(4) - \pi(2) \geq 1 \end{cases} \Rightarrow 2 \text{ POSSIBLE SOLUTIONS}$$

$$\begin{cases} \textcircled{1} \pi(1) = 0 & \pi(2) = -1 & \pi(3) = 0 & \pi(4) = 0 \\ \textcircled{2} \pi(1) = 0 & \pi(2) = -1 & \pi(3) = 0 & \pi(4) = 1 \end{cases}$$



NODES	π^I	π^{II}
1	0	0
2	-1	-1
3	0	0
4	0	1


NOTHING CHANGES BETWEEN THE 2 SOLUTIONS

WE OBTAIN: $T_{cp} = 2 \Rightarrow th = \frac{1}{2}$ SAME RESULT FOR BOTH SOLUTIONS

DIGITAL FILTERS


05/10/17

IT'S A SYSTEM RECEIVING A NUMERICAL STREAM OF SAMPLES AND ABLE TO GENERATE A FILTERED OUTPUT STREAM



IF WE APPLY AS INPUT AN IMPULSE

ITS RESPONSE IS



$\Rightarrow h_k[m]$ \Rightarrow DIFFERENT SHAPES DEPEND ON THE SYSTEM WE'RE IMPLEMENTING

WITH A REAL SIGNAL \rightarrow THE MAX IS THE OVERLAPPING OF PULSES OF GENERAL AMPLITUDE

IN: $x[m] = \sum_k x[k] \delta[m-k]$ \Rightarrow THE FILTER RECEIVES $x[m]$ SAMPLES

THE OUTPUT OF A SINGLE PULSE $h_k[m] = F(\delta[m-k])$

WE ASSUME \leftarrow LINEARITY
TIME INVARIANCE

$$y[m] = F(x[m]) = F\left(\sum_k x[k] \delta[m-k]\right) \stackrel{\text{LINEARITY}}{=} \sum_k x[k] F(\delta[m-k]) \stackrel{(1)}{=} \sum_k x[k] h_k[m] = \sum_k x[k] h[m-k] \stackrel{\text{TIME INVARIANCE}}{=} \sum_k x[k] h[m-k] \stackrel{\text{CONVOLUTIONAL PRODUCT}}{=} x[m] * h[m]$$

THE DIGITAL FILTER \rightarrow HAS THE FOLLOWING PROPERTIES

LINEARITY

x CAN BE DIVIDED INTO DIFFERENT CONTRIBUTIONS AND WE CAN APPLY THE FILTER TO EACH CONTRIBUTION

TIME INVARIANCE

OUR RESPONSE IS ALMOST INDEPENDENT FROM THE TIME WE SEND IT EXCEPT FROM THE SHIFT IN TIME

EVERY SAMPLE HAS THE SAME CHARACTERISTICS EXCEPT FROM A SHIFT IN TIME

$$h_k[m] = h[m-k]$$

CAUSALITY

IF WE APPLY AN INPUT AT TIME k WE EXPECT THAT THE OUTPUT DOESN'T COME BEFORE TIME k

$$x[m] = 0 \quad m < 0$$

$$\Downarrow$$

$$y[m] = 0 \quad m < 0$$

STABILITY

BIBO STABILITY


THE SUM OF THE REFS HAS TO BE LIMITED

$$\sum_k |R[k]| < \infty$$

FIR FILTER

DIRECT FORM


= DIRECT TRANSLATION OF A FIR FILTER INTO A COMPUTATIONAL STRUCTURE




FOR EACH ELEMENT WE MULTIPLY IT FOR ITS COEFFICIENT
 WE CALCULATE THE PRODUCT OF A DELAYED VERSION OF THE INPUT AND ITS COEFFICIENT AND THEN WE SUM EACH CONTRIBUTION

AN OTHER POSSIBILITY → THANKS TO TRANSPOSITION THEOREM
 IT'S A SERIES OF RULES

- 1) **VERTICAL EDGES TAKE THE OPPOSITE**
 WE CHANGE THE DIRECTION FOR EVERY ARC IN THE DFG
- 2) **EXCHANGE I/O PORT (IN ↔ OUT)**
- 3) **KEEP THE SAME GAIN FOR EVERY ARC**
 EITHER AMOUNT OF DELAY (REGS) OR VALUES OF MULTIPLIER (SO COEFFICIENTS)
- 4) **ANY ⊕ ADDITION NODE BECOMES A FORK NODE (AND VICEVERSA)**



LET'S OBTAIN THE TRANSPOSED FORM




THE NEW STRUCTURE IS COMPLETELY DIFFERENT FROM THE ORIGINAL ONE.
 WE TAKE A SINGLE SAMPLE AND WE APPLY IT IN PARALLEL TO EACH MULTIPLIER, THEN WE PERFORM ALL THE ADDITIONS THAT ARE PREEXISTING.
 NOW THE CRITICAL PATH IS SHORTER! IT'S IMPROVED!

IIR FILTER : $y[m]$ IS MADE OF 2 PARTS

DIRECT FORM - II

$$y[m] = \sum_{i=0}^N a_i x[m-i] + \sum_{j=1}^M b_j y[m-j]$$



WE HAVE 2 FILTERS → CONNECTED IN A CHAIN

$$H(z) = H_1(z) \cdot H_2(z) \quad \left[\text{LIKE FOR ANY CASCADE OF FILTERS} \right]$$

WE HAVE THE POSSIBILITY TO CHANGE THE ORDER

BY DOING THAT WE SHOULD BE SURE THAT IT WORKS
 IF WE EXCHANGE → WE HAVE THAT REGISTERS ARE DELAYING THE SAME SIGNAL!
 BY HAVING H_2 AND THEN H_1 S.T. WE HAVE HALF OF REGISTERS!

WHEN YOU DESIGN DIGITAL FILTER A PROBLEM IS TO DEFINE THE FILTER WITH A HUGE NUMBER OF BITS

THIS IS TOO MUCH IN HARDWARE → SO YOU APPROXIMATE YOUR COEFFICIENTS FOR A MINIMUM NUMBER OF BITS

THE BEHAVIOUR IN FREQUENCY DOMAIN CAN BE CHARACTERIZED BY MEANS OF ZEROS AND POLES WHICH ARE DEPENDING ON THE ZEROS OF THEIR COEFFICIENTS

$$H(z) = \frac{N(z)}{D(z)} \left. \begin{array}{l} \text{ZEROS} \\ \text{POLES} \end{array} \right\} \text{KEY TO DETERMINE THE BEHAVIOUR IN FREQUENCY DOMAIN}$$

BY MODIFYING THE COEFFICIENTS YOU MODIFY THE ZEROS AND POLES

YOU CAN TRY TO TUNE THE VALUE OF ONE COEFFICIENT THAT'S OK FOR THE 1st ONE BUT IF YOU MODIFY THE 2nd COEFFICIENT YOU MODIFY EVERYTHING AGAIN!

IT'S VERY DIFFICULT TO COMPUTE THIS WORK!

IT'S POSSIBLE TO DERIVE THE SENSITIVITY OF ZEROS & POLES

IF THEY TEND TO BE VERY CLOSE TO EACH OTHERS

SENSITIVITY IS VERY HIGH

IF POLES AND ZEROS ARE SEPARATED FROM EACH OTHERS AND DISTRIBUTED IN A LARGER DOMAIN

SENSITIVITY IS MUCH LOWER!

THIS DETERMINES DIFFERENT CHOICES IN FIR/IIR FILTERS

- FIR FILTER → HAS ONLY A POLE ZERO ZEROS TEND NOT TO BE GROUPED BUT TO BE DISTRIBUTED
IT'S SIMPLER TO MODIFY COEFFICIENTS SINCE THE SENSITIVITY IS VERY LOW THAT'S WHY WE TEND TO USE THE DIRECT FORM

- IIR FILTER → ZEROS/POLES ARE GROUPED BEING VERY CLOSE TO EACH OTHERS SENSITIVITY IS EXTREMELY HIGH
SO IT'S DIFFICULT TO OPTIMIZE COEFFICIENTS
CASCADE FORM IS PREFERRED
THAT IS A DEPENDENT DIRECT IMPLEMENTATION WE MODIFY INDEPENDENTLY EVERY SINGLE STAGE

UNFOLDING (= LOOP UNROLLING)

13/10/17

IT'S A PROCEDURE WE CAN EXPLOIT TO MOVE FROM A PURE SEQUENTIAL COMPUTATION INTO A PARALLEL / SEMIPARALLEL COMPUTATION

WE MOVE FROM A SYSTEM




SINGLE
INPUT
SINGLE
OUTPUT

$$T_{cp} = T_{ck}$$

$$th = \frac{1}{T_{ck}}$$

IF WE'RE ABLE TO IMPLEMENT IT INTO A PARALLEL FORM



MULTIPLE
INPUT
MULTIPLE
OUTPUT } INPUTS ARE DIVIDED INTO SEVERAL STREAMS AND THEY PROVIDE THE SAME INFO AS X[m]

$$T_{cp} = T_{ck}$$


$$th = \frac{N}{T_{ck}}$$

THE THROUGHPUT CHANGES

WE OBTAIN AN HIGHER THROUGHPUT BY SUMMING IN PARALLEL OUR PROCESS

EXAMPLE

ex 1:



$$y[m] = x[m] + a y[m-1]$$

WE WANT TO APPLY UNFOLDING FOR NOW WE SKIP THE 1ST STEP THAT CONSISTS IN EVALUATING T_{ck}

I METHOD → WE WRITE OUR EQUATION IN A PARALLEL FORM

$$x[m] \begin{cases} x[2k] & \text{EVEN ELEMENTS} \\ x[2k+1] & \text{ODD ELEMENTS} \end{cases}$$

BY DOING THAT WE DIVIDE OUR EQUATION INTO A COUPLE OF EQUATIONS:

$$\begin{cases} y[2k] = x[2k] + a y[2k-1] = x[2k] + a y[2(k-1) + 1] \\ y[2k+1] = x[2k+1] + a y[2k+1-1] = x[2k+1] + a y[2k] \end{cases}$$

ODD POSITIONS

EVEN POSITIONS


EVERY ELEMENT IN OUR EQUATION IS WRITTEN IN A FORM WHERE INDEX IS EITHER A EVEN NUMBER OR AN ODD NUMBER

II METHOD


STARTING FROM DFG $\xrightarrow{\text{WE CREATE A } J\text{-DEGREE}}$ DFG' BY EMPLOYING A J-DEGREE PARALLELISM

IT FOLLOWS 2 RULES:


1) \forall NODE \in DFG, ALLOCATE J NODES OF THE SAME TYPE IN DFG'



2) \forall EDGE \in DFG, WITH W REGS, ALLOCATE J EDGES AND DECIDE FOR EACH OF THEM \rightarrow THE FINAL DESTINATION \rightarrow THE NUMBER OF REGS PLACED USING A FORMULA



EDGE LINKING $U \rightarrow V$



LET'S CALL $\left\{ \begin{array}{l} l = \text{INDEX OF } U \text{ TYPES NODES} \\ j = \text{DEGREE OF PARALLELISM} \\ W = \text{NUMBER OF REGS PLACED IN THE ORIGINAL PATH} \end{array} \right.$

FOR EACH COUPLE WE COMPUTE

$$\frac{l+W}{j}$$

\rightarrow TO OBTAIN l IN THE NEW PATH

Q = QUOTIENT

$$\left\lfloor \frac{l+W}{j} \right\rfloor \text{ NUMBER OF REGS}$$

R = REMINDER

$$(l+W) \% j \rightarrow \text{FINAL DESTINATION}$$

BY APPLYING THIS RULE WE GENERATE THE PARALLEL GRAPH

NOTE \rightarrow IN PRINCIPLE YOU NEED TO APPLY THIS RULE TO EVERY SINGLE EDGE

BUT IF I HAVE AN ARC WITHOUT REGS \rightarrow YOU CAN SIMPLY REPLICATE THE SELECTED ARCS WITH SAME SOURCE AND DESTINATION

\downarrow
SO DIVIDE YOUR GRAPH IN 2 PARTS \rightarrow WITH ARCS WITH

NO REGISTERS


DFG': SAME AS DFG
SAME SOURCE DESTINATION

\rightarrow REGISTERS

CONSIDER EQUATION

$$\frac{l+W}{j}$$

EX2 LET'S APPLY THE LOOP TO AN OTHER FILTER WHERE THERE'S A ROOM FOR IMPROVEMENT




$$T_{cp} = T_{ck}$$

$$T_{cp} = T_m + T_a$$

$$I_b = T_{co} = \frac{T_m + T_a}{3}$$

$T_{co} < T_{ck} \rightarrow$ WE CAN IMPROVE THE BEHAVIOR OF OUR FILTER OF 3 TIMES

LET'S ADD 2 DUMMY NODES FOR INPUT AND OUTPUT



CONCERNING ARCS 1,2,3 THERE ARE NO REGS
 \downarrow
 SO FOR EACH OF THEM WE DON'T NEED TO CHANGE SOURCE AND DESTINATION


CONCERNING EDGE 4 \rightarrow

(0) $\frac{i+w}{s} = \frac{0+3}{2} = \frac{3}{2} \left\{ \begin{array}{l} Q=1 \text{ 1 REG} \\ R=1 \text{ DESTINATION} \end{array} \right\}$ PATH -

(1) $\frac{1+3}{2} = \frac{4}{2} \left\{ \begin{array}{l} Q=2 \text{ 2 REGS} \\ R=0 \text{ DESTINATION} \end{array} \right\}$ PATH -

NEW DFG \leftarrow SAME NUMBER OF REGISTERS
 $T_{cp} = T_a + T_m \rightarrow \alpha = \frac{2}{T_a + T_m} \rightarrow$ PERFORMANCE IS ACHIEVED BY A FACTOR 2
 \downarrow
 IMPROVING OF PERFORMANCES!

$S=3 \rightarrow$ WILL ALLOW YOU TO ACHIEVE THE BEST PERFORMANCES!



$i=0 \quad \frac{i+w}{s} = \frac{0+3}{3} = \frac{3}{3} \left\{ \begin{array}{l} Q=1 \\ R=0 \end{array} \right.$

$i=1 \quad \frac{1+3}{3} = \frac{4}{3} \rightarrow \left\{ \begin{array}{l} Q=1 \\ R=1 \end{array} \right.$

$i=2 \quad \frac{2+3}{3} = \frac{5}{3} \rightarrow \left\{ \begin{array}{l} Q=2 \\ R=2 \end{array} \right.$


IT'S A SPECIAL CASE WITH 3 DFGS SEPARATED BY EACH OTHERS AND THERE'S 1 REG FOR EACH PATH

$T_{cp} = T_m + T_a \rightarrow \alpha = \frac{3}{T_m + T_a} = \frac{1}{T_{co}}$!

IF YOU APPLY $S=4 \rightarrow$ YOU CANNOT IMPROVE THE DFG ANY MORE!
 YOU HAVE LOOPS WHICH HAVE A CRITICAL PATH THAT IS LONGER

NB UNFOLDING → CAN ALSO BE APPLIED TO A DFG WHICH HAS NO LOOPS!
 ↓
 THE METHOD TO MOVE FROM A SERIAL TO A PARALLEL IMPLEMENTATION CAN BE ALSO APPLIED TO A FIR FILTER (TO A FEED FORWARD DFG)

$$y[m] = a x[m] + b x[m-1] + c x[m-2]$$





$$i=0 \quad \frac{i+1}{M2} = \frac{0+1}{2} = \frac{1}{2} \begin{cases} Q=0 \\ R=1 \end{cases} \rightarrow$$

$$i=1 \quad \frac{1+1}{2} = \frac{2}{2} \begin{cases} Q=1 \\ R=0 \end{cases} \rightarrow$$

$$i=0 \quad \frac{0+2}{2} = \frac{2}{2} \begin{cases} Q=1 \text{ REG} \\ R=0 \text{ DESTINATION} \end{cases} \rightarrow$$

$$i=1 \quad \frac{1+2}{2} = \frac{3}{2} \begin{cases} Q=1 \\ R=1 \end{cases} \rightarrow$$



THERE ARE 3 REGISTERS INSTEAD OF 2!
 IN REALITY → IF YOU OBSERVE CAREFULLY
 BLUE REGISTERS ARE DELAYING $x[2k+1]$ OF THE SAME PERIOD




WE CAN USE A SINGLE REGISTER INSTEAD OF 2

$$\Downarrow$$

$$N_{regs} = 2$$


THIS CAN BE MORE DIFFICULT IN A MORE COMPLEX CIRCUIT

ex2



$$y[m] = a[m-1] + b[m-1] + c[m]$$


IF WE WANT TO PERFORM THE SAME OPERATION WE CAN TRY TO PROCEED AS BEFORE:



IF WE DON'T CHANGE ANYTHING WE'RE GOING TO HAVE A WRONG RESULT

THE SAMPLING PERIOD IS STILL THE SAME, IT'S STILL m . IN ORDER TO RESPECT TIMING WE NEED TO ADD 2 REGISTERS

TO HAVE A CORRECT SYNCHRONIZATION OF DATA



IF WE START @ SAMPLING PERIOD $m \rightarrow 0$ WE WANT TO COMBINE THE RESULT OF THE ADDER WITH

$$y[m] = c[m+1] + (a[m] + b[m])$$

SO WE NEED 3 CLOCK CYCLES TO HAVE A PROPER SYNCHRONIZATION

HINT: WITH UNFOLDING YOU CAN HAVE $\uparrow T_{cp}$ THAN THE ORIGINAL ONE BUT YOU NEED TO DIVIDE IT BY THE DEGREE OF UNFOLDING

$$T_{cr} = \frac{T_N}{T_{cp}}$$


WITH $N = \text{DEGREE OF UNFOLDING}$

WITH FOLDING YOU CAN HAVE $\downarrow T_{cp}$ THAN THE ORIGINAL ONE BUT YOU NEED TO ~~MULTIPLY~~ MULTIPLY IT BY THE DEGREE OF FOLDING

$$T_{ch} = \frac{1}{N} \cdot \frac{1}{T_{cp}}$$

$N = \text{DEGREE OF FOLDING}$

Ex 3: FIR Filter




$N=3$ IMPLIES:
 3 MULTIPLICATIONS PERFORMED BY 1 MULTIPLIER
 2 ADDITIONS THAT USES 2 CLOCK CYCLES OF 3

WE NEED TO DECIDE THE SCHEDULING TIME


SCHEDULING @ TIME:

$M_1 \rightarrow 0$ $M_2 \rightarrow 1$ $M_3 \rightarrow 2$
 $A_1 \rightarrow 1$ $A_2 \rightarrow 2$



$x[m]$ IS INPUT NODE IT IS STABLE FOR 3 CLOCK CYCLES SO AVAILABLE!
 SCHEDULING TIME [0:2] IT CAN BE SELECTED WITHOUT CONFLICTS

OUR NEW ARCHITECTURE HAS 1 ADDER AND 1 MULTIPLIER



FOR EACH EDGE WE NEED TO CONSIDER THE FORMULA $w_f = Nw + v - u$

$M_1 \rightarrow A_1$ $w_f = 3 \cdot 0 + 1 - 0 = 0$ WE NEED 1 REGISTER IN THE PATH WHOSE DESTINATION IS LIMITED TO THE SCHEDULING TIME OF v

$M_2 \rightarrow A_1$ $w_f = 3 \cdot 0 + 1 - 1 = 0$ ACTIVATION ON SCHEDULING TIME 1 WITHOUT REGS ON THE PATH
 IN THIS WAY WE'LL RECEIVE @ SAME TIME
 - M_1 : FROM PREVIOUS CLOCK CYCLE
 - M_2 : FROM CURRENT CLOCK CYCLE

$M_3 \rightarrow A_2$ $w_f = 3 \cdot 0 + 2 - 2 = 0$ ACTIVATED AT SCHEDULING TIME 2


$A_1 \rightarrow A_2$ $w_f = 3 \cdot 0 + 2 - 1 = 1$ ACTIVATED AT SCHEDULING TIME 2

$IN \rightarrow M_1$ $w_f = 3 \cdot 0 + 0 - 0 = 0$ MUST BE SELECTED AS $\emptyset \rightarrow$ WE CANNOT HAVE CONFLICTS!

$IN \rightarrow M_2$ $w_f = 3 \cdot 1 + 1 - 2 = 2$ SELECTED IN ORDER TO HAVE THE LOWER NUMBER OF REGS POSSIBLE

$IN \rightarrow M_3$ $w_f = 3 \cdot 2 + 2 - 2 = 6$


ex 4: * HOME



LET'S SET $N=4$

OPERATION	SCHEDULING TIME
1	1
2	3
3	0
4	2
5	0
6	3
7	2
8	1

- IF:
- THERE ARE NO REGISTERS IT'S CONVENIENT TO USE INCREASING INDEX WITH RESPECT TO DATA DEP.
 - THERE IS AT LEAST ONE REGISTER NO PROBLEM WITH DATA DEPENDENCY



$A_1 \rightarrow M_5$	$W_F = 4 \cdot 1 + 0 - 1 = 3$	AT SCHEDULING TIME 0	$W_F = N \cdot W + U - U$
$A_1 \rightarrow A_2$	$W_F = 4 \cdot 1 + 3 - 1 = 6$	AT SCHEDULING TIME 3	
$A_1 \rightarrow M_6$	$W_F = 4 \cdot 1 + 3 - 1 = 6$	AT SCHEDULING TIME 3	
$A_1 \rightarrow M_7$	$W_F = 4 \cdot 1 + 2 - 1 = 5$	AT SCHEDULING TIME 2	
$A_1 \rightarrow M_8$	$W_F = 4 \cdot 2 + 1 - 1 = 8$	AT SCHEDULING TIME 1	
$A_3 \rightarrow A_4$	$W_F = 4 \cdot 0 + 1 - 0 = 1$	AT SCHEDULING TIME 1	
$A_4 \rightarrow A_2$	$W_F = 4 \cdot 0 + 3 - 2 = 1$	AT SCHEDULING TIME 3	
$M_5 \rightarrow A_3$	$W_F = 4 \cdot 0 + 0 - 0 = 0$	AT SCHEDULING TIME 0	
$M_6 \rightarrow A_4$	$W_F = 4 \cdot 1 + 2 - 3 = 3$	AT SCHEDULING TIME 2	
$M_7 \rightarrow A_3$	$W_F = 4 \cdot 1 + 0 - 2 = 2$	AT SCHEDULING TIME 0	
$M_8 \rightarrow A_8$	$W_F = 4 \cdot 0 + 2 - 1 = 1$	AT SCHEDULING TIME 2	
$IN \rightarrow A_1$	$W_F = 4 \cdot 0 + 1 - 1 = 0$	AT SCHEDULING TIME 1	


THESE ARE → **UNIVERSAL TECHNIQUES**

YOU CAN APPLY THEM TO ANY ALGORITHM WITHOUT ANY ASSUMPTION ON SPECIFIC PROPERTY (EXCEPT FROM PIPELINING)


THERE ARE MANY OTHER TECHNIQUES → THAT REQUIRE SPECIFIC ASSUMPTION

eg: search of minimum among x_i samples


$$m = \min_i \{x_i\}$$



select the minimum between 2 inputs → through subtractor + mux



Another possible solution → concern a **BINARY TREE** → to obtain better implementation in terms of performances




CANNOT BE USED AS UNIVERSAL TECHNIQUE

time increases logarithmic with respect to n nodes and no more linearly

• $y = x_1x_2 + x_3x_1$




Let's imagine the path from x_1 to y is the critical path



EXPLOITING THE DISTRIBUTIVE PROPERTY

$$y = x_1(x_2 + x_3)$$



$$T_{pmax} = \max \{ T_m, T_a \} = T_m \rightarrow \text{THROUGHPUT AT THE COST OF ADDITIONAL OPERATIONS}$$

LET'S IMAGINE I WANT TO ACHIEVE A FASTER IMPLEMENTATION OF THE FILTER
 LOOK-AHEAD AGAIN


$$y[m] = x[m] + a \cdot x[m-1] + a^2 y[m-2]$$

$$y[m-2] = x[m-2] + a y[m-3] = x[m-2] + a \cdot x[m-3] + a^2 y[m-4]$$



IMPROVE THROUGHPUT BY A FACTOR

$$y[m] = x[m] + a \cdot x[m-1] + a^2 \cdot x[m-2] + a^3 \cdot x[m-3] + a^4 y[m-4]$$



$$T_{oo} = \frac{T_m + T_a}{4}$$

IF YOU APPLY 3 LOOK-AHEAD \Rightarrow BETTER THROUGHPUT

WE CAN EXPLAIN IT IN Z-TRANSFORMED DOMAIN:

$$y[m] = x[m] + a \cdot y[m-1]$$

$$Y(z) = X(z) + a Y(z) z^{-1} \rightarrow H(z) = \frac{Y(z)}{X(z)} = \frac{1}{1 - a z^{-1}}$$

FROM THE ALGEBRAIC POINT OF VIEW:

$$\frac{1}{(1 - a z^{-1})} \cdot \frac{1 + a z^{-1}}{1 + a z^{-1}} = \frac{1 + a z^{-1}}{1 - a^2 z^{-2}}$$

NEW DENOMINATOR IS OF ORDER 2
 THAT IS A BETTER FROM THE IMPLEMENTATION POINT OF VIEW

LOOK-AHEAD \rightarrow CAN BE APPLIED TO LOOPS \rightarrow WHEN YOU'RE LIMITED BY $T_{oo} = T_u$


IF YOU'RE WORKING WITH CONSTANT COEFFICIENT a
 IN A NEW EQUATION YOU HAVE $a^2 \rightarrow$ IT COSTS ONLY ONE ADDER IF a IS CONSTANT
 (IF $a \neq$ CONSTANT IT'S NO MORE TRUE)
 YOU CAN FORECAST a^2

LET'S CONSIDER THE ORIGINAL FILTER

$$y[m] = x[m] + a y[m-1]$$

WE MODIFY THE ORIGINAL DFG BY INSERTING A NEW REGISTER HERE *

ABLE TO SPLIT THE CRITICAL PATH



$$y[m] = x[m] + a y[m-2]$$

THE NEW EQUATION SEEMS TO IMPLEMENT A DIFFERENT FILTER

IF WE REWRITE IT FOR ^{EVEN} POSITIONS IT'S THE CORRECT ONE

EVEN $\begin{cases} y[2k] = x[2k] + a y[2k-2] \\ y'[m] = x'[m] + a y'[m-1] \end{cases}$

ODD $\begin{cases} y[2k+1] = x[2k+1] + a y[2k+1-2] = x[2k+1] + a y[2(k-1)+1] \\ y''[m] = x''[m] + a y''[m-1] \end{cases}$

→ WE'RE OVERLAPPING 2 FRAMES → TO INCREASE THE CLOCK FREQUENCY WE PROCEED IN PARALLEL WITH A COUPLE OF FRAMES

* WE PAY IN
 ↗ LATENCY → LONGER DELAY IN THE PROCESS
 ↘ MEMORY → IT'S NECESSARY MORE MEMORY IN ORDER TO PROCESS ONE TIME k_1 AND THE OTHER k_2

CRITICAL PATH → CARRY-BIT IS PROPAGATED FROM THE FIRST TO THE LAST FA
 THE PATH CROSSES ALL THE FULL ADDERS AND THEN THERE ARE 2 POSSIBILITIES

EITHER c_n OR s_{n-1}

$$t_{RCA} = (n-1)t_c + \max\{t_c, t_s\}$$

FOR $(n-1)$ CASES WE HAVE THE PROPAGATION OF THE CARRY

CONCERNING THE LAST FA WE NEED TO DISTINGUISH BETWEEN s AND c_{i+1}

USUALLY WE HAVE $t_s > t_c$ → IT'S MORE CONVENIENT TO MINIMIZE t_c BECAUSE IT CROSSES ALL THE ADDERS

RCA } COMPLEXITY INCREASES LINEARLY WITH n
 } PERFORMANCE

WE WANT TO IMPROVE PERFORMANCES TO OBTAIN FASTER ADDERS

FOR ANY ADDER → IN ADDITION TO THE OUTPUT BITS WE HAVE A NUMBER OF **FLAGS** (USEFUL FOR PROCESSORS)

OVERFLOW FLAG

SIGN FLAG IS THE MSB OF THE RESULT

ZERO FLAG $s = 1$ IF ALL THE $s_i = 0$

IS PRESENT IN 2 SITUATIONS:

1) $a_{n-1} = b_{n-1} = 0$ & $s_{n-1} = 1$ → THERE'S AN ERROR BECAUSE THE SUM BETWEEN 2 POSITIVE NUMBERS MUST BE POSITIVE

$c_n = 0$ IT CANNOT BE $\neq 0$
 $c_{n-1} = s_{n-1} = 1$ → WITH $a, b = 0$ → $c_{n-1} \oplus c_n = 1$

2) $a_{n-1} = b_{n-1} = 1$ & $s_{n-1} = 0$
 $c_n = 1$ FOR SURE!
 $c_{n-1} = s_{n-1} = 0$ WITH $a, b = 1$ → $c_{n-1} \oplus c_n = 1$

IN ALL OTHER CASES: $a_{n-1} \neq b_{n-1}$ → $c_n = c_{n-1}$ (assume $a_{n-1} = 1, b_{n-1} = 0$
 $s_{n-1} = 1 \oplus 0 = 1$
 $s_{n-1} = c_{n-1} \Rightarrow s_n = c_n = c_{n-1}$)
 COMPUTATION IS CORRECT! $c_n \oplus c_{n-1} = 0$

$$\sigma = c_n \oplus c_{n-1}$$


$$s = s_{n-1} \oplus \sigma$$

OVERFLOW FLAG

SIGN FLAG → TO GET A CORRECT SIGN RESULT EVEN WITH OVERFLOW


c_{i+1} IS INDEPENDENT OF c_i IF $a_i = b_i \rightarrow$ **WE DON'T NEED TO WAIT FOR c_i**
 $a_i = b_i = 0 \Rightarrow c_{i+1} = 0$ ALWAYS \Rightarrow **KILL CONDITION**
 $a_i = b_i = 1 \Rightarrow c_{i+1} = 1$ ALWAYS \Rightarrow **GENERATE CONDITION**
 (WE GENERATE A CARRY)
 OTHERWISE $c_{i+1} = c_i$ IF $a_i \neq b_i \Rightarrow$ **PROPAGATE CONDITION**
 (CARRY IS PROPAGATED)

LET'S OBSERVE THE CRITICAL PATH AND FIND A METHOD TO SHORTEN THE PATH A LITTLE BIT



THE CARRY MUST PROPAGATE FROM \bullet TO \bullet
 FOR EVERY STAGE THE PROPAGATE CONDITION HOLDS
 THIS IS THE ONLY CONDITION THE CARRY WILL PROPAGATE

$p_i = a_i \oplus b_i$



$p_0 \cdot p_1 \cdot p_2$

VERY SPECIFIC CONDITION \rightarrow ALL THE OTHER CASES ARE DIFFERENT FROM THE CP

- $\pi_i = 0$ FOR $i = m-1$

$$t_{CSKA} = \left(\frac{m}{b} - 1\right) t_{MUX} + b t_{FA}$$

THERE'S NO POSSIBILITY TO ACTIVATE THE LAST BYPASS
 ↓
 CARRY PROPAGATES ALONG ALL FULL ADDERS

- IF $\pi_1 = 0$ IN THE FULL ADDER 1 OF THE FIRST BLOCK → GENERATE/KILL

$$t_{CSKA} = \underbrace{\left(\frac{m}{b} - 2\right) t_{MUX}}_{\text{INTERMEDIATE BLOCKS}} + \underbrace{b t_{FA}}_{\text{LAST BLOCK}} + \underbrace{(b-1) t_{FA}}_{1^{\text{st}} \text{ BLOCK}}$$

HOW TO CHOOSE A GOOD VALUE FOR b ?

$$t_{CSKA} = \left(\frac{m}{b} - 2\right) t_{MUX} + 2b t_{FA} - t_{FA} \quad (3)$$

$$\frac{\partial t_{CSKA}}{\partial b} = 0 \rightarrow 2 t_{FA} - \frac{m t_{MUX}}{b^2} = 0 \rightarrow b = \sqrt{\frac{m t_{MUX}}{2 t_{FA}}}$$

WE NEED TO APPROXIMATE IT TO THE CLOSEST INTEGER VALUE


REPLACING b IN (3)

$$t_{CSKA} = 2 \sqrt{2 m t_{MUX} t_{FA}} - t_{FA} - 2 t_{MUX} \text{ IT'S ALMOST FOR FREE! AND BETTER IN PERFORMANCE}$$

LINEAR APPROACH : LET'S SUPPOSE $m = 16$ $b = 4$

$k = \frac{m}{b} = 4$

OF BLOCKS WE NEED TO ALLOCATE



$t_{CSEA16} = 4 t_{FA} + 3 t_{MUX}$

$t_{CSEA} = b t_{FA} + \left(\frac{m}{b} - 1\right) t_{MUX}$

FA IN EACH BLOCK

1st BLOCK HAS A FIXED WELL-KNOWN CIN

WE CAN COMPUTE THE OPTIMAL VALUE FOR b


IT HAS THE SAME FORM OF CSKA

$\frac{\partial t_{CSKA}}{\partial b} = 0 \rightarrow$ YOU WILL GET A DELAY EXPRESSION THAT IS PROPORTIONAL TO \sqrt{m}

$t_{CSEA} = O(\sqrt{m})$

LOGARITHMIC SOLUTION \rightarrow LET'S EXPLOIT THE METHOD IN A DIFFERENT FORM:

1st LEVEL) $n \rightarrow n/2$
LET'S ASSUME n BITS FOR 2 OPERANDS THAT ARE SPLITTED IN 2 PARTS OF $n/2$ BITS



AT EACH APPLICATION OF THE DECOMPOSITION WE JUST INTRODUCE A SINGLE LEVEL OF MULTIPLEXING

DELAY GROWS WITH $\log_2(m)$

AT LEVEL $\rightarrow 1 : m \rightarrow m/2$

2 : $m/2 \rightarrow m/4$

3 : $m/4 \rightarrow m/8$

\vdots

$i :$

SINGLE CONTRIBUTIONS

$\frac{m}{2} t_{FA} \quad t_{MUX}$

$\frac{m}{4} t_{FA} \quad 2 t_{MUX}$

$\frac{m}{8} t_{FA} \quad 3 t_{MUX}$

$\frac{m}{2^i} t_{FA} \quad i t_{MUX}$

$\frac{m}{2} t_{FA}$

WHAT IS THE MAXIMUM VALUE FOR i ? REVIEW THE SIZE OF BLOCKS UP TO HAVE A BLOCK THAT CONTAINS JUST A F

$$\frac{m}{2^i} = 1$$

\downarrow THIS MEANS

$$2^i = m \quad \leftarrow \text{LOGARITHMIC RELATIONSHIP}$$

$$i = \log_2 m$$

$$t_{FA,i} = \frac{m}{2^i} t_{FA}$$

$$t_{MUX,i} = \log_2 m \cdot t_{MUX}$$



EXPLOITING THIS STRATEGY UP TO A BLOCK COMPOSED OF 1 BIT!

$$t_{SEGA}(m) = t_{FA} + \log_2 m \cdot t_{MUX}$$

✓ IT'S A VERY LIMITED INCREASING!

✗ HIGH AREA OVERHEAD

IT'S A VERY POWERFUL APPROACH


GOOD FOR A LARGE NUMBER OF BITS

! HOW YOU ORGANIZE YOUR IDEA HAS A GREAT IMPACT ON YOUR RESULTS

t_{MUX}

BUT WE CAN ORGANIZE COMPUTATION IN A TREE-LIKE MANNER

LET'S DEFINE BLOCK \leftarrow $\begin{matrix} \text{GENERATE} \\ \text{PROPAGATE} \end{matrix}$




BEGINNING } OF RANGE OF THE POSITIONS WE'RE CONSIDERING
 END } \leftarrow PROPAGATE/GENERATE ARE ASSUMED TO $0 \leq i$ STAGES

$$P_{0,1} = p_1 \cdot p_0$$

$$G_{0,1} = g_1 + p_1 g_0$$

\Rightarrow WE CAN DEFINE \leftarrow PROPAGATE GENERATE FOR ANY RANGE OF BIT POSITIONS



WITH 3 BLOCKS THAT PERFORM EXACTLY THE SAME COMPUTATIONS

\Rightarrow WITH $P_{0,3} = P_{0,1} \cdot P_{2,3}$
 $G_{0,3} = G_{2,3} + G_{0,1} \cdot P_{2,3}$

IF YOU HAVE MORE BITS \rightarrow YOU CAN COMPUTE THE FINAL MOST SIGNIFICANT CARRY

\downarrow
 YOU OBTAIN A FINAL RESULT WHICH DEPENDS ON THE LOGARITHM OF THE NUMBER OF BITS

\downarrow
 BECAUSE YOU HAVE A TREE-LIKE ORGANIZATION

LET'S COMPUTE THE DIFFERENT DELAY CONTRIBUTIONS:





- t_{gp} (OR t_{AL}) \rightarrow FROM a_i, b_i TO g_i, p_i
- $(\log_2 m - 1) t_{Bf}$ \rightarrow FROM g_i, p_i UP TO G, P OVER RANGES $0 \div 3$ AND $4 \div 7$ IN THE FORWARD DIRECTION
 $(\log_2 m - 1)$ STEPS ARE ENOUGH
 SINCE WE HAVE $G_{0,3}, P_{0,3}, G_{4,7}, P_{4,7}$
 PLUS t_0 , WE CAN IMMEDIATELY
 START COMPUTING $G_4 = t_0 P_{0,3} + G_{0,3}$
 WITH NO NEED TO WAIT FOR G_8
 WHICH IS COMPUTED IN PARALLEL
- $\log_2 m \cdot t_{Bb}$ \rightarrow FROM G_0 UP TO G_i, P_i \rightarrow IN THE BACKWARD DIRECTION IT'S NECESSARY TO COMPUTE UP TO m
- t_s (OR t_{AA}) \rightarrow TO COMPUTE THE SUM STARTING FROM THE RECEIVED c_{in}

ASSUMING $t_{Bf} \approx t_{Bb} \approx t_B$


$$t_{CLA} = t_{gp} + t_s + t_B (\log_2 m - 1)$$

✗ MAIN DISADVANTAGE \rightarrow WE HAD TO CROSS THE PATH TWICE
 \downarrow
 THIS CAN BE AVOIDED BY MIXING p, g PARTIAL SIGNALS

THE GENERAL ARCHITECTURE OF AN ADDER WITH THE PARALLEL PREFIX PROBLEM



eg: CASE $m=8$



THIS SCHEME CAN BE GENERALIZED TO ANY m

• IMPLEMENTATION COST

$$C(m) = \frac{1}{2} m \cdot \log_2(m)$$

EVERY ROW REQUIRES A NUMBER OF OPERATORS THAT IS $\frac{1}{2} m$ BITS OF EACH OPERAND MULTIPLIED BY THE NUMBER OF STAGES

• LONGEST PATH

$$t(m) = \log_2(m)$$

→ IT GOES THROUGH A NUMBER OF OPERATORS EQUAL TO THE NUMBER OF LEVELS (ROWS) WE HAVE

• FAN-OUT

$$f(m) = \frac{1}{2} m$$

→ A NODE \bullet IS VERY HEAVILY LOADED BY $m/2$
 #CONNECTIONS = $\frac{1}{2}$ NUMBER OF BITS
 ↓
 IT CAN INTRODUCE A VERY RELEVANT DELAY ON THE CRITICAL PATH
 ↓
 CORRESPONDING TO PROPAGATION TIME THAT CAN BE RELEVANT

3. KOGGE-STONE → YOU HAVE OVERLAPPED INTERVALS IN THE ARCHITECTURE FOR A FASTER ARCHITECTURE


	$C(m)$	$t(m)$	$f(m)$	
L-F	$\frac{1}{2} m \log_2 m$	$\log_2 m$	$m/2$	BEST ONE FOR COMPLEXITY
B-K	$2m - \log_2 m - 2$	$2 \log_2 m - 2$	$\log_2 m$	
K-S	$m \log_2 m - m + 1$	$\log_2 m$	$\log_2 m$	BEST

BEST FOR SPEED BUT VERY LARGE COMPLEXITY

MULTI-OPERAND ADDERS → ARE EMPLOYED FOR FIR FILTER MULTIPLICATION WHICH IS IMPLEMENTED IN MULTIPLE ADDITIONS

WE CAN HAVE:

• LINEAR ORGANIZATION




WE HAVE m OPERANDS

YOU'LL NEED m CYCLES WITH A CORRESPONDING DELAY WHICH IS PROPORTIONAL TO THE MAXIMUM NUMBER OF ADDITIONAL BITS

LATENCY: $t = m \cdot (k + \log_2 m) t_{FA}$

• TREE-LIKE ORGANIZATION




IT GOES THROUGH A LOWER NUMBER OF LEVELS

NB IN ORDER TO START THE COMPUTATION OF THE LSBs WHICH ARE COMING FROM LSBs OF THE PREVIOUS LAYERS


WE DON'T NEED TO CALCULATE THE WHOLE ADDITION:

LATENCY: $t = \log_2 m \cdot t_{FA} + t_{FA} (k + \log_2 m) - 2 t_{FA}$

EXAMPLE: $m=8$ $k=3$



WITH $N=7$; EACH OPERAND WORKS WITH 6 BITS



CSA → MADE UP WITH SEVERAL STAGES OF CSA
FULL STAGE OF RCA

$$N=7 \rightarrow R(N) = 4$$


MULTIPLIERS

GIVEN OPERANDS ON k BITS

$A \rightarrow$ MULTIPLICAND	a_{k-1}, \dots, a_0
$X \rightarrow$ MULTIPLIER	x_{k-1}, \dots, x_0
$P \rightarrow$ PRODUCT	p_{2k-1}, \dots, p_0

LET'S APPLY THE DOT NOTATION

WHEN WE PERFORM A MULTIPLICATION \rightarrow WE DO ALL THE PARTIAL PRODUCTS
 WE MULTIPLY EACH BIT OF THE MULTIPLIER BY ALL THE BITS OF THE MULTIPLICAND (A)
 AND WE SUM ALL THE CONTRIBUTIONS TOGETHER



WE CAN APPLY ONE BETWEEN 2 METHODS, DEPENDING ON THE DIRECTION WE PROCEED

SUM FROM THE TOP TO THE BOTTOM
 \downarrow
 RIGHT-SHIFT MULTIPLICATION

SUM FROM THE BOTTOM TO THE TOP
 \downarrow
 LEFT-SHIFT MULTIPLICATION

! THE CRITICAL POINT IS THE MULTIPLICATION BY THE WEIGHT (2^i)

A BARREL SHIFTER IS NECESSARY BUT IT'S TOO HEAVY/EXPENSIVE

THE 2 ALGORITHMS ARE EXPLOITED IN A WAY THAT AVOIDS THE EMPLOYMENT OF THE BARREL SHIFTER

✓ EVEN IF THE OUTPUT IS ON $2K$ BITS \Rightarrow THE COMPLEXITY OF THE ADDER IS REDUCED TO K BITS

✓ WE CAN SHARE THE $\leftarrow X$ REGISTER
RIGHT PART OF P REGISTER

BECAUSE EACH TIME WE SHIFT P WE'RE SHIFTING X TOO

REGISTER SHARING \rightarrow TO SAVE SOME COMPLEXITY

2) LEFT-SHIFT MULTIPLICATION \rightarrow IT'S THE SAME METHOD BUT IN THE OPPOSITE DIRECTION

WE START FROM THE BOTTOM TO THE TOP


PARTIAL PRODUCT: $p^{(j)} = 2 p^{(j-1)} + x_j A$

$p^{(k)} = 0$
 $\forall j = k-1, \dots, 0$

WITH $k=4$:

- $j=4$ $p^{(4)} = 0$
- $j=3$ $p^{(3)} = 0 + x_3 A = x_3 A$
- $j=2$ $p^{(2)} = 2x_3 A + x_2 A$
- $j=1$ $p^{(1)} = 2^2 x_3 A + 2x_2 A + x_1 A$
- $j=0$ $p^{(0)} = 2^3 x_3 A + 2^2 x_2 A + 2x_1 A + x_0 A$

LET'S IMPLEMENT ITS ARCHITECTURE:



- ✗ SHARING BETWEEN $\leftarrow P$ $\leftarrow X$ ISN'T POSSIBLE
- ✗ HIGHER INTERNAL PARALLELISM

BOOTH MULTIPLIER

IT'S POSSIBLE TO REPRESENT A DIGITAL VALUE INTO A LOWER NUMBER OF OPERATIONS

IF WE ADAPT THIS NEW CODING:

$$(0, 1) \longrightarrow (0, 1, \bar{1}) \quad \text{WITH } \bar{1} = -1$$

IF WE ACCEPT THIS ADDITIONAL COMPLEXITY WE HAVE THE POSSIBILITY TO SIMPLIFY THE OPERATIONS

$$X = 000\bar{1}11\bar{1}$$

$$P = X \cdot A = A + A \cdot 2^1 + A \cdot 2^2 + A \cdot 2^3$$

$$X = 001000\bar{1}$$

WE REPLACE THE LSB WITH -1 AND WE ADD TO THE TOP A 1

THIS REDUCES THE NUMBER OF ADDITIONS WE'LL PERFORM

$$P = -1 \cdot A + A \cdot 2^4 \rightarrow \text{JUST ONE SUBTRACTION INSTEAD OF 3 ADDITIONS!}$$

LET'S TAKE EACH COMBINATION OF A COUPLE OF BIT OF X AND TRY TO UNDERSTAND WHICH OPERATION THAT HAS TO BE DONE


X_j	X_{j-1}		
0	0	NoP	NONE OPERATION HAS TO BE PERFORMED
0	1	$+A \cdot 2^j$	\rightarrow in our example
1	0	$-A \cdot 2^j$	
1	1	NoP	

$$X = 000\bar{1}11\bar{1}$$

$$+ 2^4 A \quad - 2^0 A = -A$$


OUR ADDER IS ORGANIZED IN SUCH A WAY TO PERFORM ADDITION/SUBTRACTION CONTROLLED BY THE VALUE OF X

OUR ARCHITECTURE IS THE FOLLOWING:



ARRAY ARCHITECTURE

IF WE WANT TO PERFORM THE MULTIPLICATION IN ONE STEP, WE NEED TO IMPLEMENT AN ARRAY STRUCTURE



CP : # ROWS $k-1$
 # COLUMNS $k + k-2 = 2k-2$
LAST ROW PREVIOUS ROWS
 IT DEPENDS ON THE ELEMENTS IT CROSSES → WE NEED TO DISTINGUISH BETWEEN HA/FA
 ↓
 si/ci

⚠ IN THIS CASE MULTIPLE CRITICAL PATHS ARE GENERATED, ALL OF THEM WITH ROUGHLY THE SAME DELAY

THERE ARE OTHER PATHS THAT GO THROUGH THE SAME NUMBER OF COMPONENTS

✗ THIS IS NOT ACCEPTED IN DESIGN!


IT'S BETTER TO WORK WITH JUST ONE C.P.!

WITH MULTIPLE CPS ⇒ IT'S NOT FEASIBLE

THAT'S WHY IT'S NOT A VERY GOOD ARCHITECTURE

! A BETTER ARCHITECTURE REORGANIZES IT WITH A UNIQUE CRITICAL PATH

USING CARRY SAVE ADDERS INSTEAD OF RCAs WE OBTAIN:



WE TAKE JUST 2 PARTIAL PRODUCTS AT A TIME

FOR EACH CALCULATION \leftarrow SUM BIT \rightarrow IS PROPAGATED ALONG THE DIAGONAL LINE IN THE FOLLOWING ROW
 CARRY BIT \rightarrow

LET'S ANALYZE THE STRUCTURE:

- 1st ROW \rightarrow ALL HAs
- FROM 2nd TO (k-1) ROW \rightarrow FULL ADDER WE HAVE


CARRY BIT COMING FROM PREVIOUS ROW PREVIOUS COLUMN

SUM BIT FROM PREVIOUS ROW SAME COLUMN

PARTIAL PRODUCT

EXCEPTION \rightarrow FOR THE LAST ELEMENT OF EACH ROW THAT RECEIVES

THIS ELEMENT IS THE PARTIAL PRODUCT OF THE PREVIOUS LINE



- LAST ROW \rightarrow RCA \rightarrow BECAUSE AT THE BOTTOM OF THE ARRAY WE HAVE 2 OPERANDS AND WE NEED TO PERFORM THE SUM TO COMPLETE THE COMPUTATION

SIZE OF THIS STRUCTURE:

ROWS: $k-1 + 1 = k$

COLUMNS: $k-1 + k-1 = 2k-2$

GLOBAL DELAY: CONSIDERING

t_{SUM} \downarrow IN VERTICAL DIRECTION

t_{CARRY} \swarrow IN THE DIAGONAL DIRECTION

t_{CARRY} \leftarrow IN THE HORIZONTAL DIRECTION FOR THE LAST LINE

$$t_{DELAY} = t_{SUM} (k-1) + (k-2 + k-1) t_{CARRY}$$

WE NEED TO EXCLUDE THE LAST ELEMENT IN THE HORIZONTAL DIRECTION

IN THE DIAGONAL DIRECTION

✓ NOW WE'VE JUST ONE CP!


Example: $m=4$

$$P = a_3 b_3 2^6 - 2^3 \sum_{j=0}^2 a_3 b_j 2^j - 2^3 \sum_{i=0}^2 b_3 a_i 2^i + \sum_{i=0}^3 \sum_{j=0}^3 a_i b_j 2^{i+j}$$


LET'S TAKE THEIR COMPLEMENT AND ADD 1 IN POSITION m AND $2m-1$

$$P = a_3 b_3 2^6 + 2^3 \sum_{j=0}^2 \overline{a_3 b_j} 2^j + 2^3 \sum_{i=0}^2 \overline{b_3 a_i} 2^i + \sum_{i=0}^3 \sum_{j=0}^3 a_i b_j 2^{i+j} + 1 \cdot 2^4 + 2^7$$

Our architecture will employ these 2 blocks:



Let's consider the final structure:



CSA → PROVIDES US BETTER PERFORMANCES

↓
PIPELINE CAN IMPROVE THE THROUGHPUT

OVERALL WE HAVE TO:


- TAKE THE INVERSE FOR EVERY BIT IN CONTRIBUTIONS AND
- ADD A 1 IN POSITION m IN POSITION $2m-1$ (SIGN BIT)

1. WALLACE TREE → FOLLOW THESE STEPS:

- 1) DIVIDE YOUR PARTIAL PRODUCTS IN GROUPS OF 3 → EACH TIME YOU CAN FIND 3 LINES OF PRODUCTS TO APPLY COMPRESSORS
- 2) GROUP ALLOCATE $\left\{ \begin{array}{l} \text{HA} \rightarrow \text{WITH 2 DOTS} \\ \text{FA} \rightarrow \text{WITH 3 DOTS} \end{array} \right.$

IF YOU HAVE 4 DOT PROPAGATE IT TO THE NEXT CHANGE

LET'S ASSUME $n=5$



	HA	FA
	2	3
	1	4
	1	4
	1	4

TOTAL COMPLEXITY = 5HA + 15FA
 (YOU SHOULD ALSO CONSIDER THE COMPLEXITY OF AND GATES THAT WE CONSIDER NEGLIGIBLE)

IN THIS CASE → WE ADD FA, HA → **ASAP**
 WITH DADDA → WE ADD FA, HA → ALAP

ESTIMATION OF DELAY: $t = 3t_{FA} + 4t_{FA} + t_{HA} = 7t_{FA} + t_{HA}$

\downarrow TREE \downarrow FINAL RCA

IN THE INITIAL SITUATION → WE NEED TO REDUCE THE NUMBER OF OPERANDS FROM 5 TO 4 ROWS

WHEN YOU HAVE A COLUMN ≤ 4 DOTS NOTHING HAS TO BE DONE

eg: COLUMN 1-2-3-4 → WE HAVE 4 DOTS PER COLUMN SO WE KEEP THE SAME DOTS IN THE NEXT LEVEL

COLUMN 5 → WE NEED TO REDUCE THE NUMBER OF DOTS FROM 5 TO 4 SO THE MINIMUM THAT COULD BE DONE IS USING AN HA

THE OTHER 3 DOTS ARE MOVED TO THE NEXT STAGE

COLUMN 6 → CARRY BIT WHICH WILL RESULT FROM HA IN THE NEXT LEVEL OTHER COLUMNS → ARE COPIED TO THE NEXT STAGE

LET'S APPLY THE SAME PROCEDURE FOR ALL THE OTHER LEVELS

LEVEL 3 → COLUMN 5: PAY ATTENTION! YOU HAVE 5 DOTS + 1
 YOU NEED TO HAVE 3 DOTS IN THE NEXT LEVEL SO A COMPRESSOR FACTOR OF 2 (FA) IS NECESSARY

$m=5$

	TREE		RCA		TOTAL	
	#FA	#HA	#FA	#HA	#FA	#HA
WALLACE	11	4	4	1	15	5
DADDA	8	4	7	1	15	5

THE TOTAL NUMBER OF FULL ADDERS/HALF ADDERS IS THE SAME

DADDA TREE → TENDS TO REQUIRE

A LOWER NUMBER OF FA/HA IN THE TREE

A HIGHER NUMBER OF FA IN THE RCA

DIVISION → IT'S NOT A SIMPLE OPERATION
SIGNIFICANTLY MORE DIFFICULT THAN MULTIPLICATION


LET'S CONSIDER THE FOLLOWING AMOUNTS

- Z : DIVIDEND OF $2K$ BITS
 - d : DIVISOR OF K BITS
 - S : REMAINDER OF K BITS
 - q : QUOTIENT OF K BITS ⇒ THIS ISN'T ALWAYS TRUE
IF $d=1 \rightarrow q=Z$ ON $2K$ BITS
- THERE IS A CONSTRAINT

SCALING: $\frac{Z}{d} = q$ → WHERE q CANNOT BE REPRESENTED ON K BITS

$\frac{Z}{d \cdot 2^k} = q'$ THEN WE APPLY SOME SCALING TO HAVE A CORRECT q
 $q = q' \cdot 2^k$

LET'S SUPPOSE $K=4$



AS FOR THE MULTIPLICATION THE DIRECT IMPLEMENTATION ISN'T SUGGESTED

↓
YOU SHOULD ALLOCATE A BARREL SHIFTER BUT WE DON'T WANT TO USE IT SO WE EMPLOY A **RECURSIVE METHOD** WITH JUST 2 SHIFTS

$$S^{(j)} = 2 \cdot S^{(j-1)} - q_{k-j} \cdot 2^j \cdot d$$

WITH $S^{(0)} = Z$

$j=0$

$$S^{(0)} = Z$$

$j=1$

$$S^{(1)} = 2 \cdot Z - q_3 \cdot 2^4 \cdot d$$

$j=2$

$$S^{(2)} = 2 \cdot S^{(1)} - q_2 \cdot 2^4 \cdot d$$

$j=3$

$$S^{(3)} = 2 \cdot S^{(2)} - q_1 \cdot 2^4 \cdot d$$

$j=4$

$$S^{(4)} = 2 \cdot S^{(3)} - q_0 \cdot 2^4 \cdot d = S \cdot 2^4$$

WE'RE SHIFTING BOTH Z AND d TO LEFT BUT OF DIFFERENT AMOUNTS

IT'S A RELATIVE SHIFT OF 2 POSITIONS WITH RESPECT TO Z AND SO ON...

EVERY VALUE IS SHIFTED TO LEFT FOR AN AMOUNT THAT IS EQUIVALENT TO THE NUMBER OF BITS

↓
WE NEED TO SHIFT IT BACK OF K BITS (IN OUR CASE $K=4$)

IF WE WANT TO SPEED UP THE PROCESS WE NEED TO CHANGE THE APPROACH
 USING A **NON-RESTORING ALGORITHM**
 WE PERFORM OPERATIONS (3) AND (4) AT THE SAME TIME

LET'S CONSIDER THE CASE $q=1 \rightarrow$ WRONG

$$2s^{(1)} - 2^4d < 0$$

RESTORING ALGORITHM

TAKE ITS VALUE AND REPLACE IT:

$$s^{(2)} = 2s^{(1)} - 2^4d + 2^4d = 2s^{(1)} \quad (a)$$

THEN TAKE

$$2s^{(2)} - 2^4d = 4s^{(1)} - 2^4d$$

$$s^{(2)} = 2s^{(1)}$$

NON-RESTORING ALGORITHM

WE AVOID OPERATION (a) OF GOING BACK TO THE PREVIOUS VALUE \rightarrow EVEN IF IT'S WRONG WE KEEP THIS VALUE

$$s^{(2)} = 2s^{(1)} - 2^4d$$

WE DON'T HAVE ANY DEPENDENCE ON SIGN! EVEN IF IT'S WRONG WE KEEP THIS VALUE

$$2s^{(2)} + 2^4d = 2(2s^{(1)} - 2^4d) + 2^4d = 4s^{(1)} - 2 \cdot 2^4d + 2^4d = 4s^{(1)} - 2^4d$$

THE TEST ON THE SIGN ISN'T REQUIRED TO STORE INTO THE REGISTER

BUT IT'S NECESSARY AT THE FOLLOWING OPERATION TO DECIDE IF IT'S A $\left\{ \begin{array}{l} \text{SUM} \\ \text{SUBTRACTION} \end{array} \right.$

KEY ADVANTAGE OF THIS APPROACH \rightarrow OPERATION TIME: **SHORTER c.p!**

THE ONLY DIFFERENCE WITH THE PREVIOUS ARCHITECTURE IS A PROGRAMMABLE ADDER/SUBTRACTOR

IF THE PARTIAL REMINDER IS

POSITIVE (Count=1)
NOTHING CHANGES

NEGATIVE (Count=0)
YOU DON'T COME BACK TO THE PREVIOUS OPERATION YOU KEEP THE VALUE WHICH IS SHIFTED TOWARDS LEFT BUT IN THE FOLLOWING OPERATION WE SUBTRACT $-d$ NOT $+d$

NB: WITH NON-RESTORING APPROACH \rightarrow WE CANNOT EXCLUDE THE POSSIBILITY THAT A NEGATIVE COUNT CAN BE COMPUTED AT THE LAST STEP

IF YOU GET A FINAL $s < 0$ YOU CANNOT COMPENSATE IT TO FIX THIS PROBLEM WE NEED TO ADD **ONE MORE STAGE**

IF $s^{(n)}$ IS POSITIVE
 \downarrow
OK

IF $s^{(n)}$ IS NEGATIVE
WE NEED A NEW OPERATION TO ADD BACK d

SIGNED DIVISION

$$z = d \cdot q + s$$

$$\text{SIGN}(s) \stackrel{\text{HAS TO BE}}{=} \text{SIGN}(z)$$

$$\text{SIGN}(q) = \text{SIGN}(z) \oplus \text{SIGN}(d)$$

$$s^j = 2s^{(j-1)} - q_{k-j} 2^k d$$

TO CHOOSE $q_{k-j} \in \{-1, 1\}$ WE NEED TO COMPARE d AND s

• $d \geq 0$ $\begin{cases} s \geq 0 & \rightarrow \text{NORMAL CONDITION} \rightarrow \text{SUBTRACTION HAS TO BE IMPLEMENTED} \rightarrow q_{k-j} = 1 \\ s < 0 & \rightarrow \text{NEGATIVE PARTIAL REMAINDER WE NEED TO REPLACE SUB} \rightarrow \text{ADDITION} \rightarrow q_{k-j} = -1 \end{cases}$

EXTENSION

• $d \leq 0$ $\begin{cases} s \geq 0 & \rightarrow \text{ADDITION} \Rightarrow q_{k-j} = -1 \\ s < 0 & \rightarrow \text{APPLY SUBTRACTION AND TAKE THE VALUE FOR } q_{k-j} = 1 \end{cases}$

ALSO

COMPARE AT EVERY STEP THE SIGN OF d AND s

IF EQUAL

PERFORM SUBTRACTION

IF \neq

PERFORM ADDITION

AFTER THE FINAL STEP WE HAVE AN OPTIONAL FINAL CORRECTION

IF $\text{SIGN}(s^{(k)}) \neq \text{SIGN}(z)$ THEN WE NEED A

CORRECTION STEP

IF $z > 0$ & $s^{(k)} < 0$ THEN

$$z = (q+1)d + (s-d)$$

IF $z < 0$ & $s^{(k)} > 0$ THEN

$$z = (q-1)d + (s+d)$$

NOW WE HAVE THE TENTATIVE VALUES OF

- QUOTIENT $q^i = \begin{matrix} -1 & 1 & -1 & 1 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 1 \\ 1 & 1 & 0 & 1 \end{matrix} \rightarrow$ LET'S TRANSLATE THIS BCD REPRESENTATION INTO A BINARY REPRESENTATION

- REMAINDER : $s^i \rightarrow s^i 2^k = s^{(4)} \rightarrow s^i = 11110 \rightarrow q^i = -5$ IN BINARY FORM

NOW LET'S COMPARE $\text{sign}(s) \neq \text{sign}(z) \rightarrow$ THEY MUST BE THE SAME!
 WE NEED A COMPENSATION STEP

• IF $z < 0 \rightarrow s = s^i + d$
 $q = q^i - 1$

• IF $z > 0 \rightarrow s = s^i - d$
 $q = q^i + 1$ } \Rightarrow THAT'S OUR CASE : $s^{(4)} < 0, z > 0$
 A COMPENSATION STEP IS NEEDED

$q^i \begin{matrix} 11011+ \\ \underline{1} \\ 11100 \end{matrix} \rightarrow q = -4$

$\begin{matrix} s^i & 11110+ \\ -d & \underline{00111} \\ & 00101 \end{matrix} \rightarrow s = 5$

IF WE WANT A FASTER IMPLEMENTATION \rightarrow WE CAN ADOPT A HIGHER RADIX

- RADIX 2 \rightarrow WE HANDLE 1 BIT AT A TIME
- RADIX 4 \rightarrow WE HANDLE 2 BITS AT A TIME
- RADIX 8 \rightarrow WE HANDLE 3 BITS AT A TIME

WITH HIGH RADIX IMPLEMENTATION WE CAN HAVE

$$s^{(s)} = z \cdot s^{(s-1)} - q_{k-s} (z^k \cdot d)$$

↑
 DIVISOR THAT MUST BE PARTIALLY ALIGNED TO THE REMAINDER
 WITH RADIX 4 \rightarrow 2 SHIFT VTIME
 q IS ASSUMING A VALUE IN THE EXTENDED RANGE

AN OTHER OPTION → **SRT DIVIDER** - SWEENAG ROBERTSON TOCHER

LET'S IMAGINE 2 NUMBERS IN BASE 10

$z = 12257968$ $d = 2043$

QUOTIENT IS 5 → NORMALLY WE NEED TO TRY WITH DIFFERENT CASES

BUT LET'S CONSIDER MSB IN $\langle d \rangle$ WHY NOT USING 6? THAT'S NOT CORRECT

$$\begin{array}{r} 12257968 \\ 12258 \\ \hline -32 \\ -2043 \end{array}$$

$$\begin{array}{r} 2043 \\ 600 (-1) \Rightarrow 5999 \end{array}$$


INSTEAD OF REPLACING 6 WITH 5 AND REDO THE CALCULATION WE WANT TO CONTINUE

BY USING A REDUNDANT DIGIT SET ADMITTING -1 WE CAN COMPENSATE FOR THE 6 IN THE MOST SIGNIFICANT POSITION


KEY IDEA: ADMIT IN THE CALCULATION AN EXTENSION TO NEGATIVE VALUES BECAUSE WE HAVE THE POSSIBILITY TO COMPENSATE THE WRONG VALUE

ARRAY DIVIDER → WE PERFORM DIVISION IN A SINGLE STEP

LET'S CONSIDER AS BUILDING BLOCK:



OUR STRUCTURE WILL BE FOR $K=4$



CP → IS LONG IT CROSSES EVERY ELEMENT IN THE ARRAY

IT GROWS QUADRATICALLY WITH THE NUMBER OF BITS → $O(d \cdot K^2)$
IT'S POSSIBLE TO IMPLEMENT THIS STRUCTURE BY USING PIPELINING TO IMPROVE THROUGHPUT


RECIPROCATION

17/11/17

$q = \lfloor \frac{2}{d} \rfloor$ TO OBTAIN $q \rightarrow \lfloor \frac{1}{d} \rfloor \cdot 2$ WITH INTEGER

2 METHODS:

1) NEWTON-RAPSON METHOD



GIVEN $f(x)$ I WANT TO FIND THE ROOT x_{target}

$$x^{(i+1)} = x^{(i)} - \frac{f(x^{(i)})}{f'(x^{(i)})}$$


YOU IDENTIFY THE TANGENT OF THE INITIAL CURVE EACH TIME

WE CAN DEFINE THE FUNCTION AS:

$$f(x) = \frac{1}{x} - d$$

→ THERE ARE ALSO OTHER METHODS TO COMPUTE THE ROOT OF A FUNCTION


2) LUT-BASED APPROACH → USES THE MEMORY AS A LUT



WHERE $\frac{1}{d}$ WAS PREVIOUSLY STORED


* MEMORY SIZE $\rightarrow w \cdot 2^w$ → IT HAS AN EXPONENTIAL GROWING WITH w

TO LIMIT THE SIZE OF MEMORY → WE NEED TO ADOPT A **PIECEWISE LINEAR APPROXIMATION** PXL



WE FIND A LINEAR APPROXIMATION TO ANY SEGMENT

↓
GIVEN x OF w BITS, WE DERIVE 2MSBS THAT IDENTIFY THE CORRESPONDING SEGMENT END → ENTER THEM IN A LUT



LET'S DIVIDE THE INTERVAL INTO A LARGER NUMBER OF SEGMENTS AND HAVE A BETTER APPROXIMATION

↓
IN SOME CASES IT ISN'T EFFICIENT → WHEN WE HAVE NO SHARP VARIATIONS

FLOATING-POINT REPRESENTATION

FOR NON-INTEGERS VALUES → THERE ARE 2 POSSIBILITIES

FIXED-POINT REPRESENTATION

NO IMPACT ON HARDWARE BUT JUST A PROPER EXTENSION ON IN/OUT DATA

FLOATING-POINT REPRESENTATION

EACH NUMBER IS DIVIDED INTO 3 PARTS:

- 1) SIGN
 - 2) EXPONENT
 - 3) SIGNIFICAND
- $+1,6 \cdot 2^{-3} = 0,2$

IT IS IMPORTANT TO HAVE A STANDARD REPRESENTATION

IEEE STANDARDS 754-1985 THAT EXISTS IN 2 FORMATS:

- 1) SINGLE PRECISION → 32 BITS
- 2) DOUBLE PRECISION → 64 BITS

LET'S CONSIDER SINGLE PRECISION → THAT IS REPRESENTED ON 32 BITS

SIGN: 1 BIT

EXPONENT: 8 BITS

FRACTION: 23 BITS

IS CLOSE TO THE SIGNIFICAND EXCEPT FROM THE MSB = 1

$1,6 \cdot 2^{-3}$
FRACTION

SIGNIFICAND → 1. FRACTION

LET'S FOCUS ON THE EXPONENT → THERE ARE $2^8 = 256$ DIFFERENT VALUES TO REPRESENT BOTH POSITIVE AND NEGATIVE VALUES

WE'LL USE THE **BIASED REPRESENTATION**

BIASED EXPONENT = UNBIASED EXPONENT + 127

$2^{k-1} - 1$

WHY THIS REPRESENTATION?

IT'S A CONVENTION → THE KEY ADVANTAGE: IS THAT USING BIAS WE CAN COMPARE 2 NUMBERS IN A SIMPLER WAY THEN IN 2'S COMPLEMENT REPRESENTATION

IMAGINE TO HAVE 2 NUMBERS:

1) 2'S COMPLEMENT REPRESENTATION

$1.0 \cdot 2^{-1}$ 0 11111111 0...0
 $1.0 \cdot 2^{+1}$ 0 00000001 0...0

TO COMPARE THEM WE SHOULD USE A NORMAL COMPARATOR

2) BIASED REPRESENTATION

$1.0 \cdot 2^{-1}$ 0 01111110 0...0
 $1.0 \cdot 2^{+1}$ 0 10000000 0...0

YOU CAN START FROM THE MSB AND GO TO RIGHT AS FAR AS YOU FIND A - ZERO → IN ONE NUMBER - ONE → IN THE OTHER

SIGN


EXPONENT
 $127 - 1 = 126$
 $127 + 1 = 128$

FRACTIONAL ON 23 BITS

YOU ALREADY KNOW THE GREATER NUMBER

Example 2 → 1 1000001 01...0
 BIAS EXP: 128 → UNBIASED = 128 - 127 = 1, FRACTION = (001)₂ = (0,125)₁₀ → $-1,25 \cdot 2^{+1} = -5$

LET'S CONSIDER SINGLE PRECISION



Example: Let's consider a representation ← 1 BIT: SIGN
3 BITS: EXPONENT
4 BITS: FRACTIONAL

bias = 3, $E_{min} = -2$, $E_{max} = 3$

S	EXP	FRACTIONAL	VALUE
0	000	0000	0
0	000	0001	$2^{-4} \cdot 2^{-2} = 2^{-6}$
...
0	001	0000	$1.0 \cdot 2^{-3+1} = 1.0 \cdot 2^{-2}$
0	110	1111	$(1.111) \cdot 2^{-3+3} = 1.111 \cdot 2^0$
0	111	0000	+∞
0	111	0001	NaN
...
0	111	1111	NaN
1			→ same for all corresponding negatives